网站首页  >  产品与服务  >  模拟IP  >  模拟IP

Overview

This IP is a low jitter wideband frequency synthesizer which allows implementation of fractional-Nor integer -N mode when used with an external reference frequency.The IP is based on TSMC 40nmULP process.

This iP can achieve the frequency output range of 25MHz~1600MHz, support automatic frequencycalibration,lt supports 3MHz to 100MHz input clock frequency range.

 

Features

n Analog supply voltage: 1.8V~3.63V,digital supply voltage: 0.81V~0.99 V

n Analog PLL frequency synthesizer, output clock range from 25MHz to 1600MHz

n Support automatic frequency calibration (AFC)

n Support fractional-N or integer-N application

n Integrated Loop Filter,VCO,Optional frequency divider

n Low jitter(RMS):＜10ps @1.6GHz for fractional-N mode

n Based on TSMC40nm ULP 1P6M process

n Operating junction temperature:-40℃~+25℃~+125℃

n Area:About 310um*520um≈0.16mm²